STL140N6F7



N-channel 60 V, 2.4 mΩ typ., 140 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD	Ртот
STL140N6F7	60 V	2.8 mΩ	140 A	125 W

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

• Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing
STL140N6F7	140N6F7	PowerFLAT™ 5x6	Tape and reel

Contents STL140N6F7

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	5
3	Test cir	cuits	7
4	Packag	e information	8
	4.1	PowerFLAT™ 5x6 type C package information	8
	4.2	PowerFLAT™ 5x6 packing information	10
5	Revisio	n history	12

STL140N6F7 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	60	V
V_{GS}	Gate-source voltage	±20	V
I _D (1)	Drain current (continuous) at T _{case} = 25 °C	140	۸
ייטו	Drain current (continuous) at T _{case} = 100 °C	107	Α
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed)	560	Α
I _D (3)	Drain current (continuous) at T _{pcb} = 25 °C	30	А
ID(°)	Drain current (continuous) at T _{pcb} = 100 °C	21	A
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	116	Α
P _{TOT} ⁽¹⁾	Total dissipation at T _{case} = 25 °C	125	W
P _{TOT} (3)	Total dissipation at T _{pcb} = 25 °C	4.8	W
E _{AS} ⁽⁴⁾	Single pulse avalanche energy	38	mJ
T _{stg}	Storage temperature range		°C
Tj			°C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	31.3	900
R _{thj-case}	R _{thj-case} Thermal resistance junction-case		°C/W

Notes:

 $^{(1)}$ When mounted on a 1-inch² FR-4 board, 2oz Cu, t < 10 s

 $^{^{(1)}}$ This value is rated according to $R_{\text{thj-c}}.$

⁽²⁾ Pulse width is limited by safe operating area.

 $^{^{(3)}}$ This value is rated according to $R_{\text{thj-pcb}}$

 $^{^{(4)}}Starting~T_j$ =25 °C, I_D = 16 A, V_{DD} = 40 V

Electrical characteristics STL140N6F7

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	60			V
IDSS	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 60 V			1	μΑ
Igss	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 15 A		2.4	2.8	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	3110	ı	
Coss	Output capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, $ $V_{GS} = 0 \text{ V}$	-	1520	-	pF
Crss	Reverse transfer capacitance		-	193	-	
Qg	Total gate charge	$V_{DD} = 30 \text{ V}, I_D = 30 \text{ A},$	-	55	-	
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V (see Figure 14: "Test circuit for gate	-	19	-	nC
Q _{gd}	Gate-drain charge	charge behavior")	-	18	ı	

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 30 \text{ V}, I_{D} = 15 \text{ A}$	ı	24	ı	
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Test circuit	1	68	•	
t _{d(off)}	Turn-off delay time	for resistive load switching	ı	39	•	ns
t _f	Fall time	times" and Figure 18: "Switching time waveform")	-	20	-	

Table 7: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 30 A	-		1.2	V
t _{rr}	Reverse recovery time	$I_{SD} = 30 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	42.4		ns
Qrr	Reverse recovery charge	V _{DD} = 48 V (see Figure 15: "Test circuit for inductive	ı	38.2		nC
I _{RRM}	Reverse recovery current	load switching and diode recovery times")	-	1.8		Α


Notes:





 $^{^{(1)}}$ Pulse test: pulse duration = 300 μ s, duty cycle 1.5%.


2.1 Electrical characteristics (curves)

















Figure 9: Normalized gate threshold voltage vs temperature V_{GS(th)} (norm.) GIPG310320150943VGS $I_D = 250 \, \mu A$ 1.10 1.00 0.90 0.80 0.70 0.60 0.50 -75 -25 25 75 125 T_i (°C)







STL140N6F7 Test circuits

3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 14: Test circuit for gate charge behavior

12 V 47 KΩ 100 Ω D.U.T.


12 V 47 KΩ VGD


14 V CONST 100 Ω VGD


15 V CONST 100 Ω VGD

AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 PowerFLAT™ 5x6 type C package information

Figure 19: PowerFLAT™ 5x6 type C package outline





Table 8: PowerFLAT™ 5x6 type C package mechanical data

	le 8: PowerFLA1 ···· 5x6 ty	mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
Е	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°

Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)



Package information STL140N6F7

4.2 PowerFLAT™ 5x6 packing information

Figure 21: PowerFLAT™ 5x6 tape (dimensions are in mm)




Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape




Figure 23: PowerFLAT™ 5x6 reel

PART NO.

PR25.00

R25.00

R25.00

R25.00

R25.00

R25.00

R25.00

R25.00

All dimensions are in millimeters

CORE DETAIL

8234350_Reel_rev_C

Revision history STL140N6F7

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
02-Aug-2013	1	First release.
18-Mar-2014	2	Updated VDS value in Table 2: Absolute maximum ratings and Table 4: On /off states. Updated Section 4: Package mechanical data. Minor text changes.
09-Apr-2015	3	Text edits and formatting changes throughout document On cover page: -updated title description -updated device 'Features' and 'Description' Updated section 1 Electrical ratings Updated section 2 Electrical characteristics Added section 2.1 Electrical characteristics (curves) Updated and renamed Section 4 Package information (was Package mechanical data) Updated and renamed Section 4.2 Packing information (was Section 5 Packaging mechanical data)
19-May-2015	4	In section 2.1 Electrical characteristics (curves): - Updated Figure 24: Capacitance variations
21-Apr-2017	5	Added E _{AS} in <i>Table 2: "Absolute maximum ratings"</i> Updated Section 4.1: "PowerFLAT™ 5x6 type C package information" Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

